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Abstract— This paper focuses on a review of state-of-the-art 
memory designs and new design methods for near-threshold 
computing (NTC). In particular, it presents new ways to design 
reliable low-voltage NTC memories cost-effectively by reusing 
available cell libraries, or by adding a digital wrapper around 
existing commercially available memories. The approach is based 
on modeling at system level supported by silicon measurement on a 
test chip in a 40nm low-power processing technology. Advanced 
monitoring, control and run-time error mitigation schemes enable 
the operation of these memories at the same optimal near-Vt 
voltage level as the digital logic.  Reliability degradation is thus 
overcome and this opens the way to solve the memory bottleneck in 
NTC systems. Starting from the available 40 nm silicon 
measurements, the analysis is extended to future 14 and 10 nm 
technology nodes. 
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I.  INTRODUCTION 
The increase in integrated circuit complexity and continued 
scaling of process technology has led to a tremendous wealth of 
new applications. Similarly to bipolar and later NMOS 
technology, the so-called power wall more and more limits the 
number of active elements in today's systems. This problem has 
started when voltage scaling flattened out in recent CMOS 
technology generations. A key game changer is the application 
of near-threshold computing (NTC) to systems being limited by 
their dissipated power or energy. Besides the various difficulties 
of scaling the supply voltage of digital logic efficiently, on-chip 
SRAM memories tend to dominate the overall power figures in 
such NTC systems (Section II).  Hence, it is crucial to address 
this bottleneck in the overall NTC platform. This paper will 
present techniques to overcome the classic supply voltage 
boundaries of supply voltage scaling in on-chip memories. We 
address this challenging problem by proposing several 
contributions. We start with a thorough evaluation of the 
potential of NTC memory operation (Section III). Then we show 
that for cell-based memories, the cells can be optimized in the 
same way as digital logic to allow robust low power operation at 
the same low voltage level, in contrast to what is feasible with 
traditional custom SRAM design (Section III). In particular, for 
the L1 memory layer, their limited sizes motivate this choice as 
the area overhead is still affordable. Actual measurements in a 
40nm technology allowed us to accurately characterize the 
reliability degradation and the expected number of simultaneous 
bitflip errors as function of the voltage. Next, we discuss our 
modeling approach for two distinct NTC memory design flows 
(Section IV), and we show subsequently that significant power 
savings can be achieved by exploiting a novel low-overhead run-
time scheme to mitigate these multiple errors (Section V). These 
memory-oriented techniques are fully compatible and 
complementary to the emerging methods that are focused on the 
processor cores. The latter NTC methods are outlined in the 
contributions on architectural implications for best-effort 
extreme scale many-core processors [1] and NTC many-core 
processors with performance guarantees [2]. The overall result 
of this work is a new multi-core computing architecture, where 
the memory organization can operate in the same voltage range 
as the processor data-path, thus saving energy up to 2x 
compared to the traditional Error-Correcting Coding (ECC) 
approaches, and 3x compared to no mitigation. We complete this 
paper by a study on the impact of future technologies on NTC 
memories (Section VI).  
II. RELEVANCE OF MEMORIES AT NTV 
Reduction of power consumption in SRAM memories is a key 
topic of continuous research in the era of low-power computing. 
With the introduction of near-threshold or even sub-threshold 
operation to digital circuits, memory design has gained renewed 
attention as being more susceptible to the side effects of low 
voltage operation. This can mainly be attributed to the fact that 
the classic 6T SRAM cell is a ratioed circuit relying on the 
relative drive strength of the transistors involved. Parametric 
variations of the individual devices can lead to functional 
failures of the cell. One apparent option is the use of different 
supply voltages for the digital domain and memories. This 
approach entails additional complexity on system level 
(requiring the generation and distribution of multiple supply 
voltages) as well as in the backend (implementing level shifting 
and multi-voltage timing closure). 
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On the other side, a commercial memory IP is characterized. As 
a matter of fact even such memory can run at a much lower 
supply voltage than the one specified by the IP provider. This is 
due to the fact that the provider’s limits have to account for all 
PVT variations and ageing over the lifetime of a product.  
In both cases measuring actual silicon reveals the margin that 
can be exploited with techniques as discussed in Section V. 
Apparently, the minimal voltage will change over lifetime of a 
product requiring a monitoring and control loop that adjust run-
time knobs such as the supply voltage level. 
Table 1. Comparison of different implementations scaled to 1k x 32b memory 
(40nm, TT corner, 1.1V, 25C). 
Feature Unit COTS 
40nm 
Custom 
SRAM [12] 
40nm 
Cell-based  
SRAM [13]      
65nm 
Cell-based imec 
40nm 
Dyn. power  pJ 
 
12 3.6*2  1.4 
(red. voltage) - - 0.93@0.4V*2,4 0.18@0.4V 
Act. Leakage μW 2.2 11*
2 - 5.9 
(red. voltage) - - 8 @ 0.35V*2 - 
Area mm2 0.01*3 0.024*3 0.19*3,4 0.058 
Retention  V 0.85*1 - 0.25 0.32*1 
Performance 
MHz 
820 454 9.5@0.65V 96*1 
(red. Voltage) - - 0.1@0.45V 0.4*1@0.45V 
*1 Measurement results 
*2 Scaled to same number of bits 
*3 Scaled ∝ total bits 
*4 Scaled ∝ technology (40nm/65nm)2 
The first measurement captures the minimal retention voltage 
for both memories. Individual bit failures as a function of the 
minimum supply voltage are shown in Figure 3.  
 
Figure 3. Minimal retention voltage vs. memory location (x,y axis define 
memory location) of one instance of commercial memory IP (left) and cell-based 
memory (right).  
(Errors in individual bits cells are magnified for better legibility) 
The cumulative bit failure probability for all 9 tested dies is 
shown in Figure 4. Each bit cell has its specific noise margin 
NM following a Gaussian distribution. The estimation of the NM 
in Eq. (2) [14] as a function of the standard variation σ allows to 
predict the number of failing bit cells assuming that all bit cells 
fail at the same NM. 
NM = c0·VDD + c1 + c’2·σ.   (2) 
The standard deviation σ defines the limiting variation of any 
memory cell that feature the specified or a better noise margin. 
Fixing the NM in Eq. (2) at the level of failure, any change in 
VDD is related to a specific change in standard deviation Δσ in 
the distribution of NM of the core cells Figure 4: 
ΔVDD / Δσ = c’2 / c0 = const.  (3) 
 
Figure 4. Retention bit error rate vs. supply voltage. 
The limiting standard deviation σ can be related to the bit error 
probability, using the cumulative density function of the 
corresponding Gaussian distribution. This results in the 
following model of bit error probability as function of supply 
voltage: 
݌bit,err ൌ 0.5 · ൥1 ൅ erf ൭ೇDD ೏బ⁄ ష೏భට೏మమ
൱൩      (4) 
with d0...2 being fitted to the data. 
The second measurement reveals the minimal supply voltage for 
read & write operations. The testing is done as quasi-static 
operation masking the change in performance as far as it is not 
part of self-timed circuits within the memory instance. 
 
Figure 5. Error probability of RW access vs. supply voltage. 
The measured data is fitted to the following empirical model 
pbit err = A·(V0 – VDD)k.  (5) 
For the commercial memory, the fit parameters are A=6, k=6.14, 
and V0=0.85. In case of the cell based memory, the minimal 
access voltage is V0=0.55 (in the worst-case) going down to a 
few 10mV above the retention voltage for most parts. 
The silicon measurement data is also used to calibrate circuit 
simulation, which we use to model the behavior of such memory 
over a wide voltage range. The resulting model is integrated in a 
memory calculator estimating key figures of merit over a wide 
range of input parameters. 
V. POWER REDUCTION APPLYING ERROR MITIGATION 
In the previous sections, we have highlighted the impact of 
NTC on the bit error rate. In fact, the significant error rate 
increase (cf. Figure 5) undermines NTC effectiveness in energy 
savings due to the resulting performance degradation. Thus, it is 
essential to integrate an error mitigation module that recovers 
from bit errors. A crucial aspect in the integrated module is the 
energy overhead introduced. The energy spent in recovering 
from increased error rates should not overcome the savings 
achieved from NTC. In this respect, we have explored several 
error recovery mechanisms to assess the corresponding impact 
on the overall energy consumption. In particular we have 
examined the following mechanisms: 
SECDED Hamming Code [15][16]: ECC is one of the most 
popular error mitigation mechanisms implemented in hardware 
and it is widely used in industry. In particular, a memory code is 
generated for each memory word write access, i.e. this code is 
sufficient to detect a double-bit and correct a single-bit error. 
OCEAN [17][18]: This error correction mechanism is 
categorized as a cross-layer hybrid SW/HW technique where the 
mitigation happens demand-driven at run-time. This class of 
techniques is introduced to minimize the Energy-Performance-
Area (EPA) overheads required to mitigate the increased error 
rates.  In particular, OCEAN applies nonlinear programming to 
achieve the minimal energy overhead possible.  
For each of the mentioned techniques, we apply an upper bound 
on the acceptable failure rate (FIT) of 10-15 (i.e. the maximum 
failure rate where no error correction is possible is 10-15 faults 
per read/write transaction). This upper limit imposes an upper 
bound on the minimal voltage applicable depending on the error 
mitigation mechanism. Indeed each error protection mechanism 
has an upper limit on the number of bit errors that can be 
corrected. In the case of SECDED, a triple-bit error would lead 
to system failure, while in OCEAN a quintuple (5 bits) error is 
needed for system failure. In the following subsection we 
elaborate more on the platform setup used in this exploration, as 
well as the examined application. 
A. Experimental Setup 
To explore the potential gains of NTC when error mitigation is 
applied, we use a simulated single-core platform that includes a 
32-bit ARM 9 processor, 4 KB instruction memory and 8 KB 
scratchpad data memory. This architecture is similar to the NXP 
system-on-chip (SoC) platform [19]. Figure 6 shows the 
schematic diagram of the simulated platform. In order to 
estimate the energy consumption of this platform, we use the 
power figures, both leakage and dynamic, of building blocks in 
a 40nm low-power technology that uses our internal memory 
database to calibrate the energy vs. performance trends in the 
CACTI tool [20][21]. CACTI is then used in the experiments of 
this work to estimate the power consumption of the target 
platform, including the error mitigation overheads, as the 
absolute figures for the commercial memory generator data are 
confidential. 
 
We simulate this SoC on a cycle-accurate simulator, 
namely MPARM [22]. MPARM is a multi-processor virtual 
platform, which includes SystemC models of different modules 
(such as processing units, cache memories, SPMs, DMA) 
interconnected with different interconnection protocols 
(AMBA-AHB, AMBA-AXI, NoC, etc.). 
To incorporate the mentioned error mitigation mechanisms, we 
have extended MPARM to support these in the following way: 
1) SECDED: We use the (39, 32) SECDED code 
implementation to cope with the memory word width. To 
achieve an accurate simulation, we have added the energy 
overhead required for this module. In particular, we augment the 
read/write energy to account for the fact that we read/write 39 
bits instead of 32. Moreover, we add the energy overhead 
needed to generate the code word, to check for an error, and to 
correct the error if it occurs [16]. 
2) OCEAN: As mentioned earlier OCEAN is a hybrid 
SW/HW mitigation mechanism.  In a nutshell, OCEAN achieves 
low-energy error mitigation by exploiting a dynamic check-
pointing and rollback mechanism at finer granularity. As shown 
in Figure 7, OCEAN splits a computation tasks into a set of 
equivalent phases. Each phase generates a chunk of data that is 
required for the subsequent phases to be error-free. In OCEAN, 
these data chunks are stored in error-protected buffer, with 
quadruple error correction capability, such that they can be used 
in case of error detection in the data memory. Thus, OCEAN 
requires additional HW (cf. Figure 6) modules and SW routines. 
We have extended MPARM to provide the support needed for 
OCEAN. We refer the reader to [17][18] for more details. 
We use in this analysis a 1K-point FFT, but the analysis is 
applicable to other streaming applications as well. 
In order to have an extensive evaluation, this study examines 
several performance requirements for the FFT, which span a 
 
Figure 6. Schematic diagram of the evaluated architecture. Additional 
modules due to OCEAN[18] are encircled in red color. 
wide range of operating frequencies, namely 290 KHz (the 
minimum allowable frequency at the lowest voltage) and 1.95 
MHz. These performance requirements impose constraints on 
the minimum operating voltage for each case, in addition to the 
error rate requirements. Table 2 shows the operating voltage for 
each performance requirement. For the highest frequency the 
gains are very limited because we cannot reduce the voltage 
compared to the nominal one for the ECC reference. This 
motivates the use of parallelism to allow reducing the required 
frequencies and to exploit the quadratic voltage gains at a quasi-
linear parallelization cost (applications like FFT support this). 
 
Table 2. Minimum voltage requirement to achieve the desired FIT (10-15). 
Frequency Voltage No Mitigation ECC OCEAN 
290KHz 0.55V 0.44V 0.33V 
1.96MHz 0.55V 0.44V 0.44V 
 
B. Experimental Results 
We report in this analysis the dynamic and leakage energy 
for all of the modules in Figure 6. In particular, the following 
results include the power consumption of the processing unit 
(core), instruction memory (IM), scratchpad data memory (SP), 
and protected memory (PM). 
Figure 8 shows the power consumption for the 290 KHz 
case. From these figures, we can observe the following. First, 
adding an error mitigation technique definitely saves power for 
the required error rate, as the energy overhead for protection is 
superseded by the gains from lowering the operational voltage. 
In fact these power savings can be up to 70% in the lowest 
performance requirements (290 KHz) case and 37% in the 
highest performance requirements (1.96 MHz). 
OCEAN also saves up to 48% more power than ECC. This is 
related to the protection mechanism of OCEAN that can allow 
much higher error rates, hence reducing the voltage more than 
the case of ECC. Moreover, the OCEAN protection mechanism 
is more power efficient than ECC, which is reflected in the 7% 
increased power savings achieved, compared to ECC, when the 
supply voltage is similar in ECC and OCEAN (cf. Table 2). 
In addition to the previous design point, we examine the system 
with higher operating voltage as well. In this case, the nominal 
voltage where there is no error mitigation is shifted from 0.5V to 
0.85V (cf. Section IV). In this case, the operating frequency is 
increased to 11MHz, and the corresponding operating voltages, 
to maintain the desired FIT, are as follows; 0.88V for the no 
mitigation case, 0.77V for ECC, and 0.66V for OCEAN. 
 
Figure 8. Power consumption in the case 290 KHz frequency. 
 
 
Figure 9. Power consumption in the case of 11 MHz frequency. 
In this new case, OCEAN achieves comparable power 
savings as in the former case (see Figure 9). In particular, we 
achieve 34% power savings between OCEAN and no mitigation, 
and 26% power savings in OCEAN compared to ECC. It is 
important to mention however that the power consumption 
values are one order of magnitude higher than the values in 
Figure 8. For instance, the power consumption in the no 
mitigation (No mit) case is 57 mW. 
These results confirm the crucial need to deploy error 
mitigation mechanism, and preferably the energy-optimized 
technique, to harness the full potential of NTC energy savings. 
VI. NTV MEMORIES IN FUTURE TECHNOLOGIES 
Moving from planar devices to finFET has a major advantage of 
having better sub-threshold slope; therefore the use of NTV in 
finFET techniques is expected to bring higher gains. However 
there is need to keep the Avt of the device under control. The 
authors of [23] show the gains at the SoC level of finFET. 
 
Figure 7. Overview of OCEAN operation. 
Figure 10 shows the impact on a 14nm finFET and a 10nm multi 
gate device for the example of an inverter delay as the voltage is 
scaled to near threshold regime. The figure shows two aspects, 
the scaling of the mean delay, which is determined by the sub-
threshold slope of the device, as well as the sigma spread of the 
delay which is determined by process control and random 
variations.  
 
Figure 10. Inverter delay in finFETs. 
The benefits for reducing the power consumption using such 
modern technologies are three-fold. Firstly, there is the 
reduction of wiring capacitance with reduced feature size that 
impacts dynamic energy per operation directly, but also 
indirectly as the smaller capacitance requires less drive strength 
to achieve a certain voltage step in a specific time frame. 
Secondly, there is the significant improvement in performance 
due to higher drive currents in the smaller geometries. Going 
from 14nm to 10nm results in a 2x speed-up (cf. Figure 10). 
Finally, the standard deviation is under tight control. As shown 
in Section IV, this impacts timing closure but also the minimal 
operational voltage of the memory. The results in Figure 10 not 
only reveal the small standard variation employing a finFET 
device, but also highlight additional improvements in the 
transition from 14nm to 10nm. Overall, it is clear that the gains 
with OCEAN and other NTV methods would largely benefit by 
the use of modern finFET devices. 
VII. CONCLUSION 
Power consumption is a hard constraint for a variety of 
applications for many years. Rising performance and feature 
requirements have led to an ever extending need for high 
efficient computing. Reducing the supply voltage is considered 
one key enabler – limited by various challenges. In case of the 
on-chip memories, high susceptibility to process variations 
makes them especially vulnerable to low-voltage operation. 
In this paper, the wide variety of techniques to achieve ultra-low 
power memory operation, ranging from technology selection to 
error mitigation in middleware was outlined. Together, these 
techniques pave the path to low-voltage memory operation 
overcoming reliability issues of modern technologies at the same 
time. Depending on the memory style, be it highly optimized 6T 
cells or cell based, significant savings are achieved by scaling 
the memory voltage together with the digital domain. Applying 
the presented scheme of monitoring, control and mitigation a 
3.3x lower dynamic power is achieved beyond the voltage limit 
for error free operation. 
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